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pletely out of reason from a cost standpoint. Moreover, 
it is not certain that a memory system can he designed 
in which each element (core, transistor, diode, rcsistor) is 
in itself placed in a redundant circuit. 
Accordingly, with but the mere theoretical techniqucs 
described above available to the designer for u h g  re- 
dundancy to increase reliability in a nicmory system, it 
was not definitively known prior to the present invention 
how to use redundancv in memory systems in a pr:ictical 
On’ 
Barsiness Modeiases ~ Q ~ ~ @ ~ a ~ o ~ ~  New ’Jlork, N.Y., a cor- 5 
poration of New Yo& 
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A redundant magnetic mcmory organization having re- 
dundant classes of elements, to wit: magnetic core ele- 
ments, driver, sensing and inhibit circuitry. The memory 
organization has four redundant memory arrays which are 15 
interlinked by the driver, sensing and inhibit windings 
such that a corrcct output is provided as long as one 
magnetic core of a redundant set together with its associ- 
ated driver, sensing and inhibit circuitry has not failed. 
20 
The present invention relates generally to electronic 
digital data processing systems, and, more particularly, 
to a mcmory system which utilizes redundancy techniques 
ConFiderable effort has been expended in the electronic 
data processing field toward the use OF more than one 
circuit element to perform a particular function in a sys- 
tem in order to obviate system errors that occur when one 
or more componental elements are inoperative. Stated an- 3,, 
other way. each element of a system is duplicated in a 
to enhance reliability. 25 
manner s k h  that failure of the element will not adversely 
affect the total operation of the system. This tcchnique 
is known as redundancy and includes many alternative 
techniques such as majority voting and adaptive self- 
repairing circuits. An arkicle which discusses these vari- 
om techniques and describes thc general state of the art 
exidng at the time of the present invention is that enfitled, 
“Redundancy Schemes Promises Higher Reliabilily,” 
p a p  4 and 5 of Electronic Design, Feb. 15, 1961. In 
this article the use of placing c’ectronic components or 
subcircuit5 i n  quad-redundant circuitry is discussed in 
dctail, H hich technique is of fundamental and critical 
importance here. Briefly, according to this technique it 
is contemplated to take a transistor circuit, say, and 
duplicate it four times in a givcn environment thereby 
substaitially increasing the reliability of the system it 
comprises. 
When it is decided to use a redundant technique to 
improve the reliability of a given system, a further de- 
cifion must be made as to the level at which redundancy 
takes place. Moreover, in a memory system including 
plural memory elements (addressing, sensing and inhibit 
instrumentation) the decision as to at which elemental 
level redundancy should take place is a difficult one. At 
one extreme two, three or four completely independent 
memory units can be inctrumented with and operated 
in a manner such that a malfunction in one of the mem- 
orics can be dctccted and the remaining memories pro- 
vide the correct input to the compu!er system. while 
such a technique is not impossible it would in general 
be impractical from an equipment point of view because 
of the large amount of components required. Moreovcr, 
the system reliability obtained through the use of re- 
dundancy at this level would not be the best due to the 
relatively high unreliability factor attributable to the high 
component count of any one memory in which a single 
component failure will cause a memory failure. 
On the other hand, if every component of a memory 
system (magnetic core, transistor, diode and resistor) 
were in itself plac-d in a redundant circuit, the com- 
ponent count for the memory system would be corn. 
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tnd efficient manner.-One of the features of the quad- 
edundancy schemes described in the above referenced 
irticle was that functional units arrangcd in quad circuit 
:onfiguration are subject to two general types or failurefi. 
>ne is the shorlcircuit failure in which the input is con- 
iected directly to the output, and the other is thc open 
:ircuit failure in which the input is electrically isolated 
kom the output. It is a fact that most components can 
:xhibit these two types of failure modes which gives 
.ise to substantial complications when it is desired to 
mange them in redundant relation. As known to those 
;killed in the art, when a magnetic memory element of 
:ither the single or multipath type is utilized in a memory- 
,ystem, its associted instrumentation comprises energizing 
windings for writing into or reading out from the element, 
inhibit windings for inhibiting a writing operation in ac- 
cordance with the digital intornlation being stored, and 
sensing winding apparatus to sense a change in a magnetic 
condition indicative of the information stored therein. 
Should a failure be present in any of the magnetic ele- 
ments it has the quality of beirlg susceptible to an opera- 
tion in which no signal is generated as a sensible output 
and as a r e d t  by properly utilizing a magnetic memory 
cement in  certain circuit environment5 it is possible to 
assure an open circuit type ot failure in which no sensible 
output is generatcd. Accordingly, the unit levcl at which 
redundancy is to be utilized can be changed and the afore- 
mentioned redundancy circuit i \  not deierminativc of the 
number of redundant components requiied. Of course, 
certain of the memory components are more reliable than 
others. For example, the reliability of the magnetic core 
itself is much higher than that of the transistors, diodes, 
resistors, and the like required to instrumcnt the magnetic 
core in its circuit environment. 
It is, therefore, a primary object of the present inven- 
tion to provide a new and improved memory system 
wherein redundant memory techniques are utilized. 
It is another object of the present invention to provide 
a new and improved magnctic memory systcni in which 
a component failure results in no sensible output during 
reading or interrogation operations. 
It is another object of the present invention to provide 
a memory system utilizing redundant single path mag- 
netic core devices. 
It is an additional object of the present invention to 
provide a memory system using redundant transfluxor 
multipath memory elements. 
It is still another object of the prcscnt invention to 
provide a magnetic memory systcm whcrein rcdiindant 
memory elements are arranged to tolcralc coordinate 
addresring current failures in :I coincidcnt currcnt coordi- 
nate seleclion arrangement. 
It is still another object of the rrescnt i6ivcnlim to 
provide a memory system using redund.int magneiic 
memory elements to provide an optimal component mem- 
ory system with reliability benefits accruing from re- 
dundance. 
The above objects may be accomplishcd by construct- 
ing a quad-redundant memory system comprised of mag- 
netic elements wherein a failure of any of the functional 
units (memory element, addressing energization, inhibit 
energization and sensing instrumentation) rewlts in a 
single type of failure characterized by an open circuit. 
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The foregoing and other objects, features and advan- 
tages of the invention will be apparent from the follow- 
ing more particular description of preferred embodiments 
of the invention as illustrated in the accompanying draw- 
ings. 5 the respcctive polarities shown. 
induces the positively going pulse (2) in the sense wind- 
ing 14. Similarly with a subsequent positive pulse (3) and 
a negative pu!se (4) there are once again produced corre- 
sponding sense winding voltage pulses (3) and (4) of 
In the drawings: It is clear therefore that currcnt pulsing of the read 
FIGURE I. shows a transfluxor type memory element winding 13 produces a corresponding voltage signal in 
which can be used in pfacticing the teachings of the the sense winding 14 by changing the flux of the magnetic 
present invention. core material comprising the body PO in areas imniedi- 
FIGURE 2 shows electronic waveforms and flux pat- 10 ately adjacent the aperture 11. AF evidenced by the asso- 
terns useful in understanding the memory element of ciated diagrams 2(a)-Z(d) of the remanent flux condi- 
FIGURE 1. tion about the control aperture 12 the tranqformeer action 
FIGURE 3 shows a response excitation characteristic in the read aperture is unaffected by this flux. This state 
which is helpful in understanding the operation of the or condition for a given pair of apertures is defined at 
memory element of FIGURE 1.  
FIGURE 4 shows the memory element of FIGURE 1 Assuming an initial condition for the read aperture and 
arranged in a coincident current address selection memory remanent flux about the control aperture to be as in 
system using four redundant memory elements according diagram Z(e), a description will be given of the manner 
to the teachings of the present invention. of impulsing the control aperture to prevent or inhibit 
FIGURE 5 shows the arrangement of the address. 20 transformer action between the read winding 13 and the 
inhibit and sensing conductors of a single memory plane sense winding 14. Impulsing the control winding 15 with 
in the system of FIGURE 4. a negative current pulse (5) WO from the driver 17 gen- 
FIGURE 6 is a current timing graph of the memory erates a clockwise flux around the control aperture 12 
plane of FIGURE 5. which, because of the flux about the read aperture being 
FIGURE 7 shows a toroidal core which can be used 25 in an aiding or assisting relationship, the total flux will 
to practice the invention. be directed in a clockwise direction about both of the 
FIGURE 8 shows a modification of the teachings of apertures as shown in FIGURE 2 ( f ) .  More particularly, 
the present invention shown in FIGURE 7 wherein a the flux is directed in a closed path including both the 
single conductor is substituted for an OR circuit shown read and control apertures with the flux components in 
in FIGURE 7 .  30 the magnetic material between the apertures cancelling 
FIGURE 9(a) shows the teachings of the present in- one another, that is, the components provided by the read 
vention as applied to toroidal core memory elements winding and those provided by the control winding being 
specifically arranged for coincident current address selec- substantially equal and oppositely directed. This general 
tion. / 
FIGURE 9 ( b )  illustrates certain current waveforms 35 pattern.” It is important to note that the magnitudc of the 
helpful in understanding the operation of FIGURE 9(a). pulse (5) for accomplishing the above described result 
With respect now particularly to FIGURE 1 of the need only be that amount necessary to produce saturation 
drawings, there is shown an unbounded piece 10 of mag- in the material between the apertures. 
netic material having a square loop characteristic. A pair Application of either a positive going pulse R + ( 6 )  or 
of apertures 11 and 12 extend completely through the 40 a negative going pulse R - ( 7 )  to the read winding 13 at 
piece BO and for present purposes can be considered as this time is incapable of reversing the flux pattern or 
having the same relative dimensions. The aperture 11 is significantly changing it in order to permit a full trans- 
referred to here as a read aperture (READ) and is pro- forming action, and instead only the small voltage pips 
vided with a read winding 13 passing therethrough. Also corresponding to (6) and (7) are produced in the Sense 
passing through the read aperture is a sense winding 14. 45 winding 14 with no change in the overall flux pattern. 
The aperture 12 is termed a control aperture (CON- The control winding 15 with a positive pulse ( 6 ) ,  W1 
TROL) and includes a winding 15 inductively coupled reverses the direction of the flux lines immediately ad- 
therewith. jacent the aperture 12 so that they are directed in a 
Current driver 16 is operatively related to the read counterclockwise direction. Since the flux patterns de- 
winding 13 for selectively providing driving current pulses 50 scribed about each of the apertures are now in opposing 
of either polarity. Similarly, a bi-polar current driver 17 . relation the flux in the region of the control aperture 12 
is connected to the control winding B5 for passing pulses is now turned back about itself as in FIGURE 2 ( a )  f o m -  
of cither polarity along the winding in a selective manner. ing what is sometimes termed a kidney. As brought out 
These current drivers are of conventional construction, above, transforming may take place between the windings 
satisfactory examples of which are to be found in US. 55 13 and 14. 
Patent 2,988,732 that is assigned to the same assignee FIGURE 3 illustrates two graphs of the hysteresis 
entitled “Binary Memory System,” filed Oct. 30, 1958, curve of a magnetic device operated in the manner illus- 
Albcrt W. Vinal, inventor. trated in FIGURES 1 and 2, and, more specifically, these 
The waveforms and diagrammatic representations of graphs pertain to the magnetic flux in the areas closely 
associated induced magnetic field conditions in the ma- 60 adjacent the read aperture 11 during the above-described 
terial $0 of FIGURE 2 should be referred to now in two different stable magnetic states representative of 
connection with the following description of the theory two binary conditions. The solid-line graph is that ob- 
of operation. Assume initially that the read winding 13 tained in the so-called “unblocked” condition as in  the 
is provided with a positive current pulse from the driver FIGURES 2(a)-2(c) where successive interrogation 
16 shown as R + (  I ) ,  this produces a field condition about 65 pulses of different polarity on the line 13 induces corre- 
the read aperture that is in a clockwise direction as shown sponding voltage signals in the sense winding 14. The 
in FIGURE 2 ( a ) .  Because this flux condition around the dotted-line graph, on the other hand, represents thc 
read aperture 11 has been a change from a zero flux “blocked” condition illustrated in FIGURES 2 ( j ) - 2 ( / 1 )  
condition to a certain value there is an inductive effect on where transformer action between interrogation line and 
the sense winding 14 producing the associated opposite 70 sense winding 14 is reduced to an extremely smal l  value. 
polarity voltage shown. The unblocked and blocked conditions described in the 
Similarly when a negative current pulse R -  ( 2 )  k immediately preceding paragraphs represents, respectively, 
passed along the winding 13 there is a reversal of direc- two different binary conditions which can selectively be 
tion of the flux about the read aperture to a counter- set up within any magnetic memory device constructed 
clockwise direction shown in diagram 2 ( b )  which in turn 75 with paired apertures and associated actuation circuitry, 
15 this time as a first binary ccndition. 
configuration of flux is usually referred to as a “pulley 
3,348,218 
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it is Seen that these conditions are distinguished from satisfactorily provided by the device referenced for the 
one another by the fact of whether or not significant trans- driver 17. 
former action takes place between the read winding 13 To describe the operation, assume each group of e le  
and the Sense winding 14. Further, it is important to  note ments and all drivers are in good working order. Also, 
that the interrogation by pulses fed to the read winding 13 6 aswme that a binary “one” condition exists in elements 
can be performed any number of times without changing 18, 20,26 and 28, that is, they reside in an unblocked con- 
the binary state, which characteristic causes memories dition as illustrated in FIGURES 2(n)-2(d). As the 
constructed of these devices to be referred to as non- graph of FIGURE 6 shows the first part of the read cycle 
destructive read out (NDRO). consists of the application of positive current pulse on 
Turning now to FIGURES 5, there is illustrated a single 10 each of the driver lines Yl l ,  Y21, and negative current 
plane of magnetic memory elements each of the double pulses on each of the driver lines X11, X21 in time coinci- 
aperture type described above. This plane is one of a dence. Since the memory elements at the coordinate lo- 
plurality that comprises a memory system made in accord- cations defined by these driver lines are all in the un- 
ance with the practice of the invention shown in FIGURE blocked condition, there is a consequent induction of volt- 
4. Although it is clear that such memory planes can con- 16 age signals in the sense windings which are amplified by 
sist of any practical number of memory elements, for the sense amplifiers and OR-gated to the buffer register 
purposes of illustration the plane is shown consisting of 55. The second part of the read cycle consists of a nega- 
sixteen (16) elements numbered 18-33 and arranged in- tive pulse applied to Y11 and Y21, a positive pulse on XI1 
to four sets Al,  A2, B1 and B2 of four elements each. In which begins slightly later than the pulse on Y11 and Y21, 
actuality, each set of memory elements is electrically a 20 and a positive pulse on X21 which starts somewhat later 
separate array of memory elements, and it is the contem- than that on X11. This arrangement of drive pulses causes 
plation here that each set will contain identical stored in- signals to be generated in groups A1 and A2 before like 
formation in its respective identically coordinateq ele- generations in B1 and B2. It is clear from the foregoing 
ments. Thus, using coordinate terminology the elements of that if there is a failure of all but one of the similarly co- 
A1 can be termed X11-Y11, Xll-Y12, X12-Yll and 26 ordinated elements there is still a signal provided to the 
X12-Y12, with corresponding coordinated elements in buffer register correctly indicating a binary “one” con- 
A2, BB and B2. dition. 
A Y-coordinate drive winding 34, indicated in coordinate If a “zero” exists a t  the locations interrogated in the 
terms as Y l l ,  is passed through the read apertures (R)  of above manner, that is the elements are in a blocked con- 
memory elements 18-21. A current driver 35 which can 30 dition, no signals are induced in the sense windings be- 
be of construction identical to the previously described cause of the inability of respective cores to  switch. Or 
driver 16, is connected to one end of the winding 34, the restating, the “zero” condition is evidenced by a no-signal 
rther end of which is ground referenced. state on the sense windings when interrogated. 
Similarly, windings 36-38 are threaded, respectively To store a “one” at the same locations, that is set the 
and individually, through the sets of elements 22-25, 36 corresponding memory elements to the unblocked condi- 
26-29 and 30-33. These windings can also be referred to tion, during the first part of the write cycle a positive pulse 
by the coordinate designations Y12, Y21 and Y22, respec- is applied to the Y11 and Y21 windings while simultane- 
tively. Associated current drivers 39-41 provide energiza- ously passing a positive pulse through the X11 and X21 
tion and interrogation current pulses for a use that will be windings. From the discussion given hereinabove it is 
made clear later. 40 clear that these positive pulses kidney the flux about the 
A set of X drive windings 42-45, coordinately identi- control apertures of the different memory elements and 
fied as Xl l ,  X12, X21 and X22, are supplied for individ- they are accordingly set to  the binary “one” condition. 
ually passing through the read apertures of elements 18, During the second half of the write cycle, to place these 
22, 26 and 30+; 19, 23, 27 and 31+; 20, 24, 28 and 32; same elements in a blocked condition or binary “zero,” a 
and 21, 2 5 2 9  and 33. Associated X current drivers 46-49 45 negative pulse is passed through the Y11 and Y21 wind- 
separately feed the X drive windings the other ends of ings while at the same time a negative pulse of correspond- 
which are set to ground. As with the Y current drivers, ing value is provided to the X1P and X21 windings. These 
the X drivers can be satisfactorily provided by the drivers negative pulses control the flux distribution of the ele- 
disclosed in the above-cited patent. ments such that a pulley pattern remanence is established 
It is important to note at this time a fundamental dis- 60 indicative of a binary “zero.” However, if it is desired to 
tinction in operation over that described above for the maintain these elements in the one state, then a negative 
single element in FIGURE 1. Thus, as previously de- inhibit pulse is coincidentally applied with the negative 
scribed, a single pulse on the line 13 was used to induce pulses as is obvious to those skilled in the art. 
a voltage signal in the winding 14. However, in the plane A complete memory system made in accordance with 
of FIGURE 5 it is necessary that both an X and a corres- 55 the teachings of the invention and relying on a two-aper- 
ponding Y drive pulse be obtained at the same time, or in tured magnetic device for its fundamental storage unit is 
coincidence, for a sense winding indication. This feature set forth in FIGURE 4. The primary memory storage 
is set forth and discussed in detail in the patent referred unit 60 consists of four (4) physically distinct memory 
to above. planes 61-64 of construction identical to that of FIGURE 
A single sense winding 50 passes through the read aper- 60 5,  which planes are shown stacked to form a threedimen- 
tures of each memory element in groups A1 and B2. sional configuration. 
Further, a second sense winding 51 is inductively related A Y memory address register 65 is provided for selec- 
to each element of groups A2 and B1 through their as- tively actuating the address drivers 66 for the Y windings 
sociated read apertures. One end of the sense windings is Y11, Y12, Y21 and Y22. In a similar manner, an X mem- 
grounded and the other end of each of the windings is fed 65 ory address register 67 selects the appropriate address 
via sense amplifiers 52 and 53 into an OR-gate 54 for pre- drivers, shown collectively at 68, to supply current to the 
senting a signal to a buffer register 55. windings X11, X12, X21 and X22. Each of the X and Y 
The control apertures of the elements of groups A1 and drive windings is common to all similarly coordinated 
A2 are linked by a control, or inhibit, winding 58. One 7o memory elements in the different planes. 
termination of this inhibit windings is grounded and the A first set of sense windings 69-72 relates the elements 
other is electrically related to an inhibit driver 59. In a like of groups A1 and B2 of each plane, respectively, to a 
manner, the elements comprising the groups B1 and B2 multiplex sampler 73. The sampler is conditioned for 
are commonly related by a single inhibit winding 56 which selective read-out from the individual planes by energizing 
is fed by an inhibit driver 57. Both drivers 57 and 59 are 75 signals from a sampler bit gale source (not shown). The 
3,348,218 
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gated sense signals are amplified by amplifier 74 for pre- 
sentation to OR-gate 75. 
In like manner, a second set of sense windings 76-79 
commonly link the read apertures of the memory elements 
comprising groups A2 and B1. The sense windings are con- 
trolled by a multiplex sampler 80 which can be individ- 
ually presented to an amplifier 81 by selective energization 
from the sampler bit gate source (not shown). As before 
the amplified sense signals are then OR-gated by the gate 
75. 
A full equivalent for the multiplex samples 73 and 80 
are the transformer sampling switches TR12O-TR123 de- 
scribed in copending patent application, Ser. No. 205,769, 
entitled “Electrical Switching Means,” by A. W. Vinal, 
filed June 27, 1962 and now U.S. Patent 3,231,876, issued 
Jan. 25, 1966 and which is assigned to the same assignee. 
Inhibit drivers 82-85 furnish appropriate energy pulses 
to  the inhibit windings of A1 and B2 of each plane. The 
inhibit drivers 86-89 likewise control the elements of 
groups B1 and A2. The determination and control of 
the two sets of inhibit drivers reside in a register buffer 
90 of conventional construction. 
Access to information stored in the memory 60 is ac- 
complished by setting the appropriate location coordi- 
nates into the address registers 65 and 67 and simultane- 
ously furnishing actuation signals from the sampler bit 
gate source tb obtain read-out from the correct plane. 
Depending upon whether a “one” or “zero” exists at 
the location being interrogated a sense will be generated 
or not. 
For writing, the appropriate setting is made in the 
memory address registers 65 and 67 as well as inhibiting 
all planes but the correct one by suitable control of the 
register buffer. Also, during write cycles the sampler bit 
gate source is not providing actuation pulses and the 
multiplex sampler does not pass any sense signals that 
may be generated. 
An important advantage obtained from the use of the 
double-apertured NDRO device in a redundant‘ system 
is that failure of such a device is to the “zero” state. Thus, 
failure of as many as three of a set of redundant elements 
of the same coordinates can occur and a correct result 
will still be read out. In explanation, if the correct binary 
condition is a “one,” the fact that three of the redundant 
memory elements produce no sense signal is not con- 
trolling since with but a single element indicating a “one” 
there is a correct result obtained. 
It can be shown that considering an operation cycle 
of one year a memory system of the above described 
redundant type has a reliability which is more than three 
hundred times that of a system employing similar basic 
memory elements in a more conventional non-redundant 
design. Note is to  be made of the fact that the consider- 
able enhancement in reliability here is attributable to 
both the special redundancy configuration and the charac- 
teristic of the nondestructive memory element to fail 
to “zero.” The latter feature is especially valuable in 
obviating the necessity for voting the sense output signals 
requireed in certain prior art redundant systems. 
Another form of the invention set forth in this speci- 
fication utilizes the more conventional single aperture, 
toroidal-shaped magnetic core such as the cores 91 and 
92 shown in FIGURE 7. More particularly, these toroids 
are disclike bodies of magnetic material having a single 
circular aperture passing completely therethrough. The 
cores are each provided with separate drive lines 93 and 
94, one end of which lines is grounded and the other elec- 
trically related to respective bidirectional current drivers 
95 and 96. Sense windings 97 and 98 also are inductively 
linked to the apertures and have one termination ground- 
ed and one fed into an OR-gate 99. Assuming either an 
initial “zero” flux condition or random distribution of 
flux, application of a particular current pulse to a drive 
line establishes a certain orientation, or direction, to 
the magnetic condition of the core. Thereafter, applica- 
8 
tion of a current pulse of the same polarity as the first 
pulse produces no change in the flux status of the core, 
which condition can be considered as a coded representa- 
tion of, say, the binary “zero” condition. If a pulse of 
5 opposite polarity and sufficient magnitude is applied to  
the drive line a reversal of the flux orientation occurs, 
which change is reflected by the induction of an electric 
signal in the associated sense winding. The induced signal 
passes the OR-gate 99 for presentation to a sensing ampli- 
10 fier 100 for subsequent utilization. The presence of a 
sense signal offers a coded representation for the other 
binary state, that is the “one.” 
FIGURE 8 shows a modification of the circuit of 
FIGURE 7, which consists essentially of threading a 
15 single sense winding 101 through both apertures and con- 
necting the terminations directly to the sensing amplifier. 
A single plane of toroids is shown with associated in- 
strumentation arranged in accordance with the practice 
of the invention in FIGURE 9(a). Sixteen (16) cores 
20 102-117 are arranged into a two-dimensional matrix form 
comprised of four groups Al,  A2, B1 and B2 of four 
cores each. Drive line 118 links cores 102-105 and serves 
to define Y-coordinate Y11. Similarly, drive lines 119- 
121 respectively link the sets of cores 106-109, 110-113 
25 and 114-117. Suitable Y current drivers 122-125 supply 
actuation pulses for the drive lines 118-121. 
A set of X-coordinate defining drive lines 126-129 
inductively link, respectively, cores 102, 106, 110 and 
114; 103, 107, 111 and 115; 104, 108, 112 and 116; and 
30 105, 109, 113 and 117. The associated current drivers 
for the X drive lines 126-129 are indicated by the respec- 
tive reference numbers 130-133. 
Inhibit driver 134 powers the inhibit winding 135 which 
passes through the apertures of each core included in 
35 groups A1 and A2. A second inhibit driver 136 drives 
the inhibit winding 137 that threads through each of the 
elements in B1 and B2. 
A first sense winding 138 is &gnetically link, Ad with 
the cores of B1 and A2 whereas a second sense wind- 
*O ing 139 passes through the apertures of the cores in A1 
and B2. Both of the sense windings are presented to an 
OR-gate 140 for external utilization. 
As in the case of the first described embodiment, the 
current supplied to the individual drive lines is insufficient 
45 to switch a core and it i s  necessary that the two drive 
lines associated with a given core both be provided with 
current a t  the same time to achieve switching. Or applied 
to the illustrated system, coincident application of cur- 
rent on drive lines Y11 and X11 will switch core 102 
50 but leave the other cores through which they pass un- 
affected. 
Reference to  FIGURE 9 ( b )  should be made for the 
following discussion of system operation. Assuming a 
“one” to be stored in cores 102, 104, 110 and 112, the 
65 first step in read-out is the simultaneous directing of 
positive read pulses onto lines Y11, Y21 and X11. In the 
manner already described, read-out is provided for cores 
102 and 110, with a sense signal for each being generated 
in the corresponding sense windings to indicate the 
The second phase of the read cycle is the supplying 
of positive read pulses to drive lines Y11, Y21 and X21. 
This serves to read out cores 104 and 112, inducing signals 
in the respective sense windings 138 and 139. 
In the write cycle each of the appropriate drive lines 
is impulsed with a negative current pulse and the pres- 
ence of an inhibit pulse of positive polarity causes a 
“zero” to be set up in the corresponding cores whereas 
the absence of an inhibit signal effects switching to the 
70 “one” state. The graph in FIGURE 9 ( b )  shows the time 
rclation of drive pulw information for storing either a 
“one”or a“zero” in cores 102, 104,110 and 112. 
While the invention has been particularly shown and 
described with reference to preferred embodimcnts there- 
75 of, it will be understood by those skilled in the art that 
60 stored “one” condition. 
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the foregoing and other changes in form and details may 
be made therein without departing from the spirit and 
B. A redundant magnetic storage system for storing 
binary information bits having at least one storage plane, 
said system comprising: 
first, second, third and fourth redundant arrays of 
magnetic core elements in said plane, each of said 
arrays having corresponding similar row and column 
coordinate locations, said core elements being further 
arranged in redundant sets, each of said sets includ- 
ing a mutually exclusive core element from each of 
the four arrays, the core elements induded in a 
respective set being located at the same coordinate 
locations in each of their respective arrays, and each 
of said core elements being settable to either of two 
magnetic states representing the binary information 
bits “1” and “0,” respectively; 
coincidentcurrent selection means for redundantly 
setting the respective core elements in each Of the 
particular sets to the same magnetic state of said 
either of two magnetic states, each particular set 
of core elements Wing set by said selection means 
to the predetermined one of said two magnetic 
states which represents the binary information bit to 
be stored in the particular set, said coincident-current 
means comprising a plurality of half-current select 
windings and mutually exclusive current drivers 
coupled thereto, each of the core elements of said 
first and second arrays located in the same column 
coordinate locations being commonly linked by a 
mutually exclusive one of said plurality of half- 
current select windings, each of the core elements 
of said third and fourth arrays located in the same 
column coordinate locations being commonly linked 
by 8 mutually exclusive one of said plurality of 
half-current select windings, each of the core ele- 
ments of said first and third arrays located in the 
same row coordinate locations being commonly 
linked by a mutually exclusive one of said plurality 
of half-current select windings, and each of the core 
elements ob said second and fourth arrays located 
at is claimed is: 
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in the same row coordinate locations being common- 
ly linked by a mutually exclusive one of said half- 
current select windings; 
first and second sense windings, each of said core ele- 
ments of said first and fourth arrays being commonly 
linked by said first sense winding, and each of said 
core elements of said second and third arrays being 
commonly linked by said second sense winding; and 
output means for receiving the indication of said first 
and second sense windings to provide respective out- 
put signals indicative of the particular magnetic 
states of said sets, said output means having first 
and second sense amplifiers and OR circuit means, 
said first and second sense amplifiers having first and 
second input terminals coupled to said first and sec- 
ond sense windings, respectively, and further having 
first and second output terminals, said OR circuit 
means having a pair of third and fourth input ter- 
minals coupled to said first and second output ter- 
minals, respectively, and said OR circuit means hav- 
ing an output terminal at which said output signals 
are provided. 
2. A redundant magnetic memory system according 
to claim 1 further comprising tirst and second inhibit 
windings, each of said first and second inhibit whdings 
having a mutually exclusive current driver coupled there- 
to, each of the core elements of said first and second 
arrays being linked by said first inhibit winding, and  
each of the core elements of said third and fourth arrays 
being linked by said second inhibit winding. 
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